WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance in Resistive
  Memories using Programmable Address Decoders by Yavits, Leonid et al.
WoLFRaM: Enhancing Wear-Leveling and Fault Tolerance
in Resistive Memories using Programmable Address Decoders
Leonid Yavits‡ Lois Orosa§ Suyash Mahar⋆ João Dinis Ferreira§
Mattan Erez† Ran Ginosar‡ Onur Mutlu§
‡Technion-Israel Institute of Technology §ETH Zürich⋆Indian Institute of Technology Roorkee †University of Texas Austin
Resistive memories have limited lifetime caused by limited
write endurance and highly non-uniform write access patterns.
Twomain techniques to mitigate endurance-relatedmemory fail-
ures are 1) wear-leveling, to evenly distribute the writes across
the entire memory, and 2) fault tolerance, to correct memory cell
failures. However, one of the main open challenges in extend-
ing the lifetime of existing resistive memories is to make both
techniques work together seamlessly and eciently.
To address this challenge, we propose WoLFRaM, a new mech-
anism that combines both wear-leveling and fault tolerance
techniques at low cost by using a programmable resistive ad-
dress decoder (PRAD). The key idea of WoLFRaM is to use PRAD
for implementing 1) a new ecient wear-leveling mechanism
that remaps write accesses to random physical locations on the
y, and 2) a new ecient fault tolerance mechanism that re-
covers from faults by remapping failed memory blocks to avail-
able physical locations. Our evaluations show that, for a Phase
Change Memory (PCM) based system with cell endurance of
108 writes, WoLFRaM increases the memory lifetime by 68%
compared to a baseline that implements the best state-of-the-art
wear-leveling and fault correction mechanisms. WoLFRaM’s av-
erage / worst-case performance and energy overheads are 0.51%
/ 3.8% and 0.47% / 2.1% respectively.
1. Introduction
Resistive memories provide signicant advantages over
DRAM in terms of non-volatility and technology scaling [49–
51, 72, 84, 85, 109, 115, 121]. However, the limited write en-
durance of resistive memories, e.g., 106-108 writes per mem-
ory cell in Phase Change Memory (PCM) [29, 50, 52, 122],
limits their usage as main memory. Workloads with signi-
cant non-uniformity in write access patterns can cause early
failures in rows that are heavily written, which decreases
the expected memory lifetime [50, 82, 83]. To increase life-
time, resistive memories implement wear-leveling techniques
[2, 21–23, 25, 29, 34, 41, 61, 62, 77, 82, 83, 88, 95, 116, 117, 120–122]
for leveling out the write non-uniformity by remapping fre-
quent writes to less heavily written locations. Unfortunately,
memory cells can have very dierent write endurance levels
due to process variation, which makes wear-leveling more
challenging.
Existing wear-leveling techniques have four drawbacks.
First, many early proposals do not consider the write patterns
of applications when remapping write accesses. As a result,
some applications may wear memory out much more quickly
than others. Second, some techniques do not consider en-
durance variation across dierent memory cells [82, 88, 121],
which can cause early memory failures due to the failure of
cells with lower write endurance. Third, some existing mech-
anisms [2, 61, 122] remap writes at a coarse granularity (e.g.,
at the granularity of pages or even larger memory regions),
which reduces wear-leveling eciency. Fourth, most tech-
niques are relatively slow because they level out the write
non-uniformity in a sequential fashion. The goal of wear-
leveling is to extend the lifetime of memory cells as much
as possible. Once memory cells reach their endurance limits,
resistive memory needs fault tolerance to continue operating.
Fault tolerance mechanisms [4, 5, 7–17, 26, 35, 47, 48, 57, 58, 60,
64–67, 69, 76, 81, 87, 89, 102, 103, 113] typically enable recovery
from several failed bits per data page or data block.
Unfortunately, to our knowledge, there is no technique that
combines both wear-leveling and fault tolerance techniques in
a seamless way to 1) level out the write non-uniformity and 2)
tolerate faults when memory cells reach their endurance lim-
its. A previous work [25] shows that naively combining both
techniques can result into the malfunction of the system: a
commonly-used wear-leveling technique stops working seam-
lessly once the rst data block fails and is mapped out, since
the data block’s physical position becomes unavailable as a
remapping target [25].
Our goal in this paper is to 1) mitigate the shortcomings
of existing wear-leveling mechanisms, and 2) enable seam-
less and ecient integration of wear-leveling and fault toler-
ance techniques. To this end, we propose WoLFRaM (Wear-
Leveling and Fault tolerance for Resistive Memories), the rst
integrated mechanism that combines both wear-leveling and
fault tolerance. The overarching key idea of WoLFRaM is to
use a Programmable Resistive Address Decoder (PRAD) [110]
to decouple memory addresses from physical memory loca-
tions, which serves as a remapping substrate that seamlessly
enables both wear-leveling and fault tolerance.
PRAD allows programming arbitrary addresses into an ad-
dress decoder position (i.e., a decoder row), which enables
dynamic assignment of addresses to physical memory rows.
During a memory access, PRAD selects the decoder row (and
consequently the memory row) where the address matches the
stored pattern, similar to tag matching in associative caches.
In contrast, conventional address decoders used in random
access memories are hardwired, and the address of a memory
row is permanently linked to the physical row of the decoder.
WoLFRaM wear-leveling mechanism periodically repro-
grams the address decoder to remap a write address to a dier-
ent physical memory location. WoLFRaM implements a write-
access-pattern-aware mechanism that remaps frequently-
written addresses at a higher rate than infrequently-written
addresses. WoLFRaM performs address remapping transpar-
ently, i.e., the data is accessed always with the same memory
address while its physical location in the memory device might
change. Compared to state-of-the-art wear-leveling mecha-
nisms, WoLFRaM does not require external address remap-
ping techniques, such as explicit remapping tables [117, 121],
predictable arithmetic mapping [82, 88, 122], or page table
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reprogramming [2,23,31,32,34,61,62,77,119]. Compared to the
commercially available Intel Optane DC Persistent Memory
Module (Optane DC PMM) [36], WoLFRaM does not require
a separate DRAM with power failure protection mechanisms
for storing translation tables needed for wear-leveling.
WoLFRaM fault tolerance mechanism simply uses PRAD
to remap the address of a failed memory row to an empty
memory row without errors.
We evaluate our proposal using Phase Change Memory
(PCM). Our results show that, compared to a state-of-the-art
two-level Security Refresh wear-leveling mechanism [88] cou-
pled with an ECP1 failure correction mechanism [87], WoL-
FRaM achieves 1) 68% longer lifetime, 2) 0.51% (3.8%) aver-
age (maximum) performance overhead for SPEC CPU2006
benchmarks, and 3) 0.47% (2.1%) average (worst-case) energy
overhead for SPEC CPU2006 benchmarks.
This paper makes the following key contributions:
• We propose WoLFRaM, the rst mechanism that seamlessly
integrates wear-leveling and fault tolerance into resistive
memories by using a Programmable Resistive Address De-
coder (PRAD). WoLFRaM overcomes the four main draw-
backs of previous mechanisms by 1) considering the write
patterns of the application, 2) considering endurance vari-
ation across dierent memory cells, 3) remapping writes
at ne granularity, and 4) performing wear-leveling 21.7x
faster than the best state-of-the-art mechanism.
• We evaluate the lifetime, performance and energy of WoL-
FRaM compared to a combination of a state-of-the-art wear-
leveling mechanism [88] and a state-of-the-art fault toler-
ance mechanism [87]. Our results show that WoLFRaM
provides a signicantly longer memory lifetime at signi-
cantly lower performance and energy overheads.
2. Background
We provide the necessary background on the organization and
operation of a typical resistive memory, and the basic opera-
tion of a conventional address decoder and a programmable
resistive address decoder.
2.1. Resistive Memory Organization
A resistive memory contains multiple independently con-
trolled banks [45, 50, 71, 89, 94], similar to DRAM. A resis-
tive memory bank (Figure 1) is composed of an array of
memory cells organized into multiple subarrays (e.g., 64-
128 [19, 20, 27, 43, 45, 50, 51, 71, 90–92, 94, 97]) of multiple rows
(e.g., 512-1024 [19, 20, 27, 43, 45, 50, 51, 71, 89–92, 94]).
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Figure 1: Overview of a resistive memory bank.
Bank-level address decoding is hierarchical. There are
typically two address decoding levels [45]: 1) the global
row decoder selects a subarray, and 2) the local row de-
coder selects a row in the subarray that contains the target
memory block. The target memory block, typically 256B to
1kB [18, 45, 50, 53, 55, 70, 71, 88], is individually addressable
within a subarray, while a subarray is individually address-
able within a bank. Individual addressing is important since it
enables ne-grained remapping of a single data block, as well
as a single subarray.
2.2. Resistive Memory Operation
To serve a memory request that accesses data at a particular
memory block, the memory controller issues three commands
to a bank. Each command triggers a specic sequence of
events within the bank. These commands [37, 38, 45, 50, 54–56,
70, 71, 97, 98], used commercially and in research [45, 50], are
similar to the DDRx protocol commands:
• ACT: an activate command, which reads the memory row
into the row buer.
• PRE: a precharge command, which writes back the con-
tents of the row buer to a row in the memory array and
precharges the bitlines for the next access [50].1
• RD/WR: a read/write command, which reads/writes new
data from/to the row buer.
For more detail and background on the operation of resistive
memories, please refer to [50, 51, 71, 97].
2.3. Conventional Address Decoder
Figure 2 shows a conventional hardwired dynamic NAND
address decoder that consists of an array of NMOS transistors.
A conventional decoder selects a specic row of the memory
array according to the input address. The mapping between
the input address and the selected row in the memory array
cannot be changed. The gates of the NMOS transistors in
each decoder row are hardwired to either direct (e.g., A0) or
inverse address bitlines (e.g., A0), according to the physical
position of the decoder and memory rows. Additionally, a
dynamic NAND address decoder typically includes precharge
transistors, evaluation transistors, and a level keeper in each
decoder row (not shown in Figure 2) [33].
Decoder
Row
A1 A0An-1
0
0
1
0
0
1
0
1
1
Row 
select
NAND Address Decoder Memory Array
Memory row 0
Memory row 1
Memory row 2 n-1
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
· · ·
Address
Figure 2: Conventional NAND address decoder.
1Unlike in DRAM, the row buer is writen back to the memory array only
if the content is modied by a write access [71].
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2.4. Programmable Resistive Address Decoder
Our proposal relies on Programmable Resistive Address De-
coders (PRADs) [110] to implement both wear-leveling and
fault tolerance mechanisms for resistive memories.
Figure 3 shows a high-level overview of PRAD. PRAD decou-
ples memory addresses from xed physical locations within
the memory array. PRAD provides a level of indirection that
allows exible and dynamic mapping of memory addresses
onto arbitrary memory positions.
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Figure 3: Programmable resistive address decoder (PRAD).
PRAD allows programming addresses into address decoder
positions (i.e., decoder rows) using resistive elements. Each
stored address bit in a decoder row can be programmed with
two resistive elements (e.g., Si and Si in Figure 3). During
memory access, the address is looked up in a fully-associative
fashion: a pair of resistive elements functions as an XNOR
gate that compares a bit of the input address (e.g., Ai) to the
stored address bit (e.g., Si). If Ai and Si have the same value,
the input i is asserted in the AND (&) gate. If all input address
bits match the stored address bits in a decoder row, the AND
gate outputs ‘1’, selecting the memory row.
3. WoLFRaM: NewWear-Leveling
and Fault Tolerance Mechanisms
WoLFRaM is a new mechanism for improving the lifetime of
resistive memories that seamlessly integrates wear-leveling
and fault-tolerance at low cost. WoLFRaM is the rst work
that combines both techniques eciently, achieving better
memory lifetime than state-of-the-art works.
Hardware Components. WoLFRaM requires three key hard-
ware components to enable an ecient implementation of
the wear-leveling and fault-tolerance mechanisms. First, a
programmable address decoder (PRAD) that enables ecient
remapping of memory addresses via PRAD programming.
PRADs (Section 2.4) replace the conventional decoders (Sec-
tion 2.3) used in common resistive memories. Second, a swap
buer (SB) that enables ecient swapping of the contents
of two memory addresses. The SB is connected to the sense
amplier in parallel with the row buer by using multiplexers.
This is possible because sense ampliers and row buers are
decoupled in non-volatile memories [38, 50, 51, 70, 71, 115]. In
our evaluation (Section 5.1), we show that the SB incurs very
low hardware overhead. Third, a WoLFRaM controller per
memory rank, placed in the memory module, that can issue
memory commands to each bank independently. The goal of
having the WoLFRaM controller in the memory module is to
keep the memory bus free from additional trac generated
by the wear-leveling and fault tolerance mechanisms. WoL-
FRaM controller uses the same existing commands used by
the memory controller, but the PRE and ACT commands use
the SB instead of the RB. We describe the WoLFRaM controller
in detail in Section 3.5.
3.1. WoLFRaMWear-Leveling
Wear-leveling is a technique that evenly distributes write ac-
cesses across the entire memory with the goal of wearing out
all memory positions at the same pace. WoLFRaM introduces
a new wear-leveling technique that improves the state-of-
the-art mechanisms in two ways. First, WoLFRaM reduces
hardware cost by re-using the PRAD hardware that is also
used for the WoLFRaM fault tolerance mechanism. Second,
WoLFRaM provides fast and eective wear-leveling by remap-
ping memory on write accesses in a pattern-aware manner.
Limitations of Previous Works. In state-of-the-art wear-
leveling mechanisms [82, 88, 121] , memory addresses are
remapped one by one, in a sequential fashion, regardless of the
actual write patterns. As a result, both rarely and frequently
written addresses are remapped at the same pace, leading to
sub-optimal write non-uniformity removal.
To avoid this problem, WoLFRaM remaps and swaps mem-
ory positions that are accessed for writing, and thus the proba-
bility of an address to be remapped grows with its write access
frequency. In other words, WoLFRaM remaps the frequently
written addresses more frequently, thereby attening the wear
distribution across the entire memory at a much faster pace
than prior wear-leveling mechanisms.
3.1.1. Remapping and Swapping Operation. WoLFRaM
performs wear-leveling by remapping pairs of addresses and
swapping their contents. WoLFRaM can perform these opera-
tions 1) at ne granularity, i.e., between two memory blocks
within a subarray, or 2) at course granularity, i.e., between
two entire subarrays in a bank. At each write access, WoL-
FRaM remaps the write address to a random location and it
swaps the contents of the original and the random location.
To reduce the energy and performance cost of the remap and
swap operation, WoLFRaM does not perform this operation
on every write access, but with a probability such that the
wear distribution is almost the same as the wear distribution
of remap and swap on every write access.
Remapping and Swapping Memory Blocks. Figure 4
shows an example of remapping and swapping of two memory
blocks within a subarray. A write access to address RA1 stores
its new data (D1,NEW) into the row buer (RB). If the write ac-
cess is eligible for remapping and swapping (see Section 3.1.2),
WoLFRaM executes three steps. First, WoLFRaM selects a
random swapping address (RA2) and copies its content to the
swap buer (SB) 1 . Second, WoLFRaM remaps address RA1 to
RA2, and RA2 to RA1 by reprogramming the PRAD 2 . During
this step, the bank becomes unavailable. Third, WoLFRaM
eectively swaps the data by copying back the content of RB
and SB to their original addresses 3 . At the end of the three
steps, the two memory blocks eectively switch their physical
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Figure 4: Example ofWoLFRaMremapping and swapping two
memory blocks.
positions while maintaining their addresses.
Figure 5 shows the sequence of commands required by the
WoLFRaM controller to remap and swap a memory block after
a write access from the CPU. We explain the process with a
ve-step example.
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Figure 5: Sequence of commands issued by the memory con-
troller and the WoLFRaM controller to remap and swap two
memory blocks.
First, the memory controller issues an ACT command that
reads block RA1 from the memory array into the row buer
(RB) 1 . Second, the memory controller issues a WR command
that writes the new data into the RB 2 . Third, the WoLFRaM
controller detects the WR command from the CPU and starts
the remap and swap operation by selecting a random block
(RA2) and issuing an ACT command that brings the content
of RA2 into the swap buer (SB) 3 . This step also executes
the key operation of reprogramming the PRAD to switch RA2
and RA1 addresses. To avoid conicting commands from the
memory controller, the WoLFRaM controller signals the mem-
ory controller to stop issuing commands to the memory bank
(STALL) while the remap and swap operation is executing.
Fourth, the WoLFRaM controller issues a PRE command that
writes back the content of SB into its original address RA2
4 , which is now placed where RA1 was placed before the
remapping operation. As the WoLFRaM controller completes
the PRE command, it sends a resume signal to the memory
controller, indicating that it can issue commands to the mem-
ory bank again. Fifth, the memory controller issues a PRE
command that writes back the content of RB into its original
address RA1 5 , which is now placed where RA2 was placed
before the remapping operation. At the end of this process,
the two blocks are eectively swapped in the physical space.
Note that the memory controller can issue regular RD/WR
commands freely if the PRAD is not being reprogrammed.
Remapping and Swapping Subarrays. When a subarray
receives many write accesses, WoLFRaM might decide to
remap and swap the entire subarray (see Section 3.1.2). The
process consists of two main steps. First, WoLFRaM selects a
random subarray to perform the remap and swap operation.
Second, WoLFRaM controller issues remap and swap com-
mands to all blocks in the subarray. Because all subarrays in a
bank share the row buer [38, 50, 51, 70, 71, 115] and the swap
buer, the remap and swap operation of each individual block
is similar to the remap and swap operation within a subarray.
The dierence is that for remapping and swapping a subarray,
WoLFRaM reprograms the global PRAD instead of the local
PRAD (see Figure 1).
3.1.2. Remapping and Swapping Frequency. To limit the
performance impact of the remap and swap operations and ad-
ditional PRAD wear caused by extra programming operations,
WoLFRaM remaps and swaps at a suciently low frequency.
The WoLFRaM controller implements this mechanism by gen-
erating a random number (e.g., via a mechanism similar to
D-RaNGe [44]) on every write access. If the generated number
is less than or equal to threshold σ1, WoLFRaM remaps and
swaps the write address within the subarray, and if it is less
than or equal to threshold σ2, WoLFRaM remaps and swaps
the entire subarray. The higher the σ1 and σ2 thresholds, the
faster the wear-leveling, at the cost of higher performance
and energy overheads. In our evaluation, the σ2 threshold
is much lower than σ1, as remapping an entire subarray is
much more costly than remapping a single memory block (e.g.,
512× energy and performance overhead). Previous works pro-
pose similar randomized swapping techniques in the context
of wear-leveling for ash memories [6] and PCM as secure
main memory [95]. Our evaluation (Section 5.3) shows that
WoLFRaM performance overhead is very low.
3.1.3. Preventing Wear-Out Attacks. WoLFRaM is secure
against attacks that try to wear out a particular memory posi-
tion. The probabilistic approach implemented in WoLFRaM
renders such an attack impractical, since the remapping inter-
vals are entirely random. We quantitatively demonstrate this
in Section 5.2 for the repeated address attack.
Unlike WoLFRaM, simple wear-leveling approaches [82,88]
use a constant remapping interval that triggers subarray-level
remapping exactly every nth write access. Such approaches
create an opportunity for malicious exploits [95]: after infer-
ring the remapping interval size n, the attacker may wear
a certain memory position by writing to it n − 1 times, and
changing the address on the nth write, so the mechanism
remaps an unrelated address. The attacker can repeat this pro-
cedure during every remapping cycle, which can signicantly
reduce the eciency of the wear-leveling mechanism.
3.2. WoLFRaM Fault Tolerance
WoLFRaM fault tolerance mechanism can recover from a mem-
ory block failure by remapping such a failed memory block
to an empty (unoccupied or spare) memory block. WoLFRaM
tracks empty memory blocks in hardware using an additional
bit that is set when a new address is programmed into the
PRAD, and reset when a data block is deleted.
WoLFRaM detects failures via read-after-write verica-
tion [82]. In WoLFRaM, a memory block failure does not
require mapping-out an entire page as proposed by many re-
sistive memory fault tolerance mechanisms [5,26,35,81,87,89].
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WoLFRaM enables ne-grained remapping at memory block
granularity), which allows the memory to continue operating
transparently while its capacity reduces with the number of
memory block failures.
A failed memory block is remapped by (1) physically dis-
abling the PRAD row associated with it, and (2) reprogram-
ming its address into an empty PRAD row. As a result, the
address of the memory block remains the same although its
physical location changes.
Block failures. Figure 6 illustrates how WoLFRaM repairs a
memory block failure within a subarray where all addresses
are originally programmed to match their physical locations.
When WoLFRaM detects a failed memory block, it remaps the
failed memory block to an empty row in the subarray. In the
example of the Figure 6, WoLFRaM programs the address of
the failed block 190 into the empty row 511 at the bottom
of the subarray. After that point, the physical address 190 is
marked as blocked and never accessed again (i.e., it is mapped
out of the address space).
❌
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190
0
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PRAD Memory Array
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Figure 6: Example of WoLFRaM block failure recovery.
Subarray failures. If a subarray experiences a terminal fail-
ure (e.g., most of its memory blocks fail), it can be remapped
to an empty subarray by reprogramming the global PRAD.
3.3. Combining WoLFRaM with Existing Fault
Correction Techniques
WoLFRaM is compatible with many state-of-the-art fault cor-
rection techniques, which allows tolerating more than one
fault per memory block.
We briey discuss two fault correction techniques that can
be easily integrated with WoLFRaM. First, WoLFRaM can be
combined with ECP [87] by replacing the hardwired address
decoder of the memory device with PRAD. ECP stores several
error correcting pointers in each memory block and replaces
failed cells with redundant ones. Unlike the original ECP
paper [87], WoLFRaM does not require recovering a terminal
memory block failure by decommissioning the entire page.
Instead, WoLFRaM simply remaps the failed memory block to
a known-operational memory location.
Second, WoLFRaM can be integrated with Error Correcting
Codes (ECC) [28]. Similar to FREE-p [113], WoLFRaM can be
integrated with several ECC schemes, including simple ECC
schemes and chipkill [68].
3.4. Putting it All Together: Wear-Leveling + Fault
Tolerance
When a memory block fails and is mapped out (i.e., its ad-
dress is removed from the address space), the wear-leveling
mechanism should no longer use this address for remapping.
WoLFRaM resolves this issue by simply OR-ing all row-selects
in the PRAD. The OR Output ’0’ indicates that there is no
matching decoder position (i.e., the looked-up address be-
longs to a mapped-out block), so the wear-leveling controller
reattempts the remapping. Since no actual write is made into
a mapped-out location, the performance overhead of WoL-
FRaM’s remapping attempt is negligible.
State-of-the-art fault tolerance techniques [5, 26, 35, 81, 87,
89, 113] do not discuss how wear-leveling can continue oper-
ating seamlessly after a failed memory block is mapped out.
Once a block fails, the assumption that any address can be
remapped to any other address is no longer valid [25]. One
way to solve this problem is to detect mapped-out locations by
checking failures in the read-after-write verication process.
If the verication fails, the wear-leveling mechanism should
reattempt the remapping and writing. This approach incurs
additional performance overhead due to the additional write
operations.
3.5. WoLFRaM Controller
There are several ways to implement the WoLFRaM controller
in a resistive memory system. We use a WoLFRaM controller
per memory bank, and we place all WoLFRaM controllers in
one separate chip in the memory module (similar to [93]). Each
WoLFRaM controller can issue memory commands to its asso-
ciated memory bank, and its operation is independent of the
other WoLFRaM controllers for dierent banks. We nd two
main challenges in implementing the WoLFRaM controller.
First, every time the WoLFRaM controller executes a remap
and swap operation, it needs to notify to the memory con-
troller that it should not issue any command to the memory
bank while the swap and remap operation is executing. To
enable the synchronization between the WoLFRaM controller
and the memory controller, we add a new pin in the DRAM
module. Before the remap and swap operation starts, the WoL-
FRaM controller sends a synchronization signal on this pin
to indicate that commands from the memory controller to
the bank should stall. When the remap and swap operation
nishes, the WoLFRaM controller sends a synchronization
signal on the same pin to indicate that commands from the
memory controller to the bank can resume.
Second, WoLFRaM uses a a probabilistic approach to remap
and swap memory blocks (Section 3.1.2), which requires gen-
erating random numbers. We use a true random number gen-
erator (TRNG), called D-RaNGe [44], that reduces the memory
access latency below reliable values and exploits memory cells’
failure probability to generate random numbers. WoLFRaM
controller 1) generates random numbers when the chip is
idle, 2) compares the generated random values to σ1 and σ2
thresholds to decide if it needs to remap and swap future write
accesses, and 3) it stores its decisions in a small array of bits.
An alternative implementation is to use a pseudo-random
number generator (PRNG) [106], which uses a deterministic
algorithm to generate a sequence of random numbers from a
seed value. A PRNG avoids adding a new pin to the memory
module for synchronization: we can synchronize the WoL-
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FRaM controller and the memory controller by implementing
the same PRNG in both controllers, and sharing the same seed,
which allows the memory controller to know when and for
how long to stall. 2
4. Experimental Setup
We evaluate the lifetime of resistive memories by using an
in-house simulator. We compare WoLFRaM with two-level Se-
curity Refresh (SR) [88]. SR is a dynamic randomized address
mapping scheme that swaps data using random keys upon
each refresh. To ensure lifetime evaluation fairness, we select
the design and simulation parameters such that WoLFRaM
and SR have similar area, performance and energy overheads.
We congure SR following the assumptions made by the
original paper [88]. For practical purposes, we select slightly
suboptimal number of SR subregions (2,048 instead of the
optimal SR subregion count of 1,024 [88]). This allows con-
ning the subregion to a single subarray, which signicantly
reduces the complexity of address generation. Since SR per-
forms two extra writes per swap [88] (vs. one extra write
per intra-subarray swap with WoLFRaM, as explained in Sec-
tion 3.1.1), we apply an inner SR refresh interval of 200 write
accesses to ensure a fair comparison. The outer SR refresh
interval is set to 100 write accesses, on par with the average
WoLFRaM inter-subarray remapping interval.
We congure WoLFRaM for remapping individual memory
blocks with σ1=1% probability (i.e., the average remapping
interval is 100 write accesses), because it provides a good
trade-o between performance overhead and wear-leveling.
We choose to remap an entire subarray with a probability
σ2=0.002% (i.e., the average remapping interval is 512x100
write accesses) such that the performance overhead is similar
to that of individual memory block remapping.
We calculate the area of the swap buer (SB) used in our
evaluation by using data from prior work [50]. We evaluate
the energy and latency of PRAD using Cadence Virtuoso [105]
with a 28nm high-K metal gate library from GlobalFoundries.
We verify the functionality of PRAD, and simulate its timing
and energy consumption using SPICE simulations [75].
Table 1 shows the latency and energy of the baseline 9-
to-512 NAND hardwired address decoder and the 9-to-512
NAND PRAD we use in our evaluation. We also show the
overhead of PRAD compared to a hardwired address decoder,
and compared to the entire memory subarray.
Hardwired
Address
Decoder
PRAD
PRAD/
Hard-
wired
Decoder
Overhead
PRAD/Memory
Subarray
Overhead
Latency 112.2 ps 112.7 ps 0.44% 0.09%
Energy 0.54 pJ 0.63 pJ 18% 0.07%
Table 1: Latency and energy of the baseline 9-to-512 NAND
hardwired address decoder and 9-to-512 NAND PRAD.
We assume that a memory cell lifetime (i.e., write en-
durance) is normally distributed with the mean of 108 writes
2The drawback of using a PRNG is that a malicious attacker can reproduce
the sequence of generated random numbers if they are able to obtain the
PRNG seed, which could compromise the system. We choose to use a TRNG
instead of a PRNG for security reasons.
and coecient of variation of 15%, similar to previous
works [81–83, 88, 113].
Performance. To evaluate performance, we use the state-
of-the-art extensible DRAM simulator Ramulator [46, 86] ex-
tended to support PRAD. We open-source our simulator and
all congurations used for collecting our results [1]. To collect
the Ramulator input memory traces, we use Intel’s dynamic
binary instrumentation tool, Pin [63], for all the benchmarks
described in Section 4.1.
Table 2 shows the conguration of the PCM memory system.
Each 1GB bank has a row size of 1KB and consists of 220
rows [88]. The interface used by the memory controller is
LPDDR2-NVM-based [39], where each read/write is a burst
of eight 64b transfers (i.e., 64B per request) [45, 55, 56].
Memory Type Phase Change Memory (PCM)
Banks 1 GB capacity, 1KB (213 bits) row size, 220 rows
I/O 400 MHz, 800 MT/s max transfer rate,8 burst length, 64b channel width
Table 2: Resistive main memory conguration.
Table 3 shows the timing and energy parameters of the
PCM memory used as main memory in our evaluation. To
ensure a fair comparison with Security Refresh, the timing
and energy values are based on the data provided in [50].
Operation Energy (pJ/bit)
Array read 2.47
Array write 16.82
Buer read 0.93
Buer write 1.03
Standby 0.08
Timing parameters Cycles
tRCD, tCL, tWL, tCCD, tWTR 22, 5, 4, 4, 3
tWR, tRTP, tRP, tRRDact, tRRDpre 6, 3, 60, 2, 11
Table 3: Energy and timing parameters of the evaluated PCM
main memory system.
Table 4 shows the CPU conguration used in our Ramulator
simulations. We obtain results by running each simulation for
1.4 billion instructions, after 1 million warmup instructions.
Processor Single-core, 2.4GHz, L1-I 32kiB, L1-D 32kiB,L2 2MiB, L3 16MiB
Memory controller 32R/W Queue Size
Memory Scheduler FRFCFS with cap of 16 on row hits [73,74,99,100]
Address translation MSB to LSB: Row → Bank → Rank → Column→ Channel
Table 4: CPU conguration.
Energy. To evaluate the WoLFRaM energy consumption, we
use an in-house energy estimation tool connected to Ramula-
tor that estimates the read/write energy based on parameters
from [50], summarized in Table 1 and Table 3.
4.1. Workloads
Attack test. For memory lifetime evaluation, we use a re-
peated address attack test that repeatedly writes to the same
memory location [88]. This test is the simplest malicious
wear-out attack.
SPEC CPU2006. For performance and energy overhead eval-
uation, we use 28 benchmarks from SPEC CPU2006 [30].
6
5. Evaluation
5.1. Area Overhead
Table 5 shows the area overhead of the evaluated mechanisms
relative to the size of a PCM memory subarray. At the top
part of the table we show the overheads of the evaluated
mechanisms alone (SR, WoLFRaM). At the bottom part of the
table we show the overheads of the same mechanisms when
combined with ECP error correction [87]. An ECPk error
correction mechanism can correct k failed bits in an individual
memory block with an area overhead of approximately k ×
1.90% [87].
Mechanism Area Overhead (in Subarray)
SR 0.02%
WoLFRaM 0.95%
SR + ECP1 1.90%
SR + ECP7 13.33%
WoLFRaM + ECP6 12.85%
Table 5: Area overhead of the evaluated mechanisms.
Our results show that the area overhead of WoLFRaM is
slightly below 0.95%, of which 0.85% is from PRADs, and
0.1% is from the rest of the hardware components. Although
the area overhead of WoLFRaM is higher than that of SR,
WoLFRaM provides better protection against errors (i.e., both
wear-leveling and fault tolerance as we show in Section 5.2).
For approximately the same area overhead, WoLFRaM can
be combined with ECP6 (6-bit correction), and SR can be com-
bined with ECP7 (7-bit correction). In addition to ECP capa-
bilities, WoLFRaM + ECP6 diers from SR + ECP7 in that the
latter maps out the entire page that contains the failed mem-
ory block. In contrast, WoLFRaM enables decommissioning
individual failed memory blocks, which allows more graceful
memory capacity degradation.
5.2. Memory Lifetime with Wear-Leveling,
Fault Tolerance, and Error Correction
To evaluate the relative eectiveness of the wear-leveling,
fault tolerance, and error correction techniques, the metric
we use is usable memory capacity as a function of the memory
lifetime. The higher the memory capacity at any given point
in the memory lifetime, the more eective the combined wear-
leveling, fault tolerance, and error correction techniques.
Although SR is not able to handle wear-leveling after map-
ping out memory pages, we assume it can continue its opera-
tion. This requires applying additional resources to make the
combined SR+ECPk work [25], whose overheads we do not
account for so that we give the benet of doubt to SR.
Figure 7 presents usable memory capacity as a function of
lifetime for SR + ECP1, SR + ECP7, WoLFRaM with no error
correction and WoLFRaM + ECP6, when executing the attack
test workload (Section 4.1). We assume that the memory de-
vice is decommissioned after its usable capacity declines by
half.
We make two observations. First, the memory lifetime of
WoLFRaM + ECP6 is 87% longer than that of state-of-the-art
SR + ECP7, using a similar area overhead (12.85% vs. 13.33%).
Second, the memory lifetime of WoLFRaM with no added
error correction capabilities is 68% longer than that of SR +
ECP1, using slightly less area overhead (0.95% vs. 1.90%). We
conclude that WoLFRaM achieves signicantly longer lifetime
than the state-of-the-art mechanism for similar area overhead.
0 5 10 15 20
Lifetime (Months)
50
60
70
80
90
100
U
sa
bl
e 
M
em
or
y
Ca
pa
ci
ty
 (
%
)
SR + ECP1
SR + ECP7
WoLFRaM (no error correction)
WoLFRaM + ECP6
Figure 7: Usable memory capacity vs. lifetime when running
the attack test workload.
An additional advantage of WoLFRaM is the wear-leveling
speed. A quick leveling of write non-uniformity is important
and might become critical when there is signicant endurance
variation across memory banks. In wear-leveling solutions
where remapped addresses are independent of write accesses,
such as SR, it takes considerable time for a data block to be
remapped. This means that especially "weak" cells may fail
before their addresses are remapped. In contrast, WoLFRaM
chooses to remap frequently-written addresses, which allows
faster remapping of cells that have a higher probability to fail.
Figure 8 shows the per-row write count histogram for WoL-
FRaM (σ1=1% and σ1=10%) , and single-level SR, using the
attack test (Section 4.1). The ideal wear-leveling mechanism
would reach an identical number of per-row writes in each
memory row, producing a single vertical bar in the per-row
write count histogram. The narrower the distribution, the
more eective the wear-leveling mechanism is. We make the
key observation that WoLFRaM is signicantly more eec-
tive than SR, and WoLFRaM σ1=10% is very close to the ideal
wear-leveling mechanism.
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Figure 8: Per-row write count distribution.
Figure 9 shows the coecient of variation (CoV) of the per-
row write count distribution as a function of the number of
write accesses. The sharper the drop, the quicker the write
nonuniformity leveling is. We make the key observation that
WoLFRaM converges much faster than SR. WoLFRaM (σ1=1%)
has 90% CoV drop after 21,969 write accesses, which is 21.7×
faster than the two-level SR mechanism and 147.1x faster than
the one-level SR mechanism. We conclude that WoLFRaM
levels the write nonuniformity signicantly faster than the
state-of-the-art wear-leveling mechanisms.
5.3. Performance and Energy Overheads
Figure 10 shows the performance and energy overheads of
WoLFRaM when running SPEC CPU2006 benchmarks, with
the conguration described in Section 4. We make two main
observations. First, the average performance degradation
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Figure 9: Coecient of variation of the per-row write count
distribution (sharper drop is better).
caused by WoLFRaM is only 0.51%, and the worst performance
degradation is 3.8% (in 429.mcf). Also, there are 9 benchmarks
(e.g., 444.ramd) that have negligible overhead. Second, the
average WoLFRaM energy overhead is only 0.47%, and the
worst energy overhead is only 2.1% (429.mcf). Also, there are
9 benchmarks that have negligible energy overhead.
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Figure 10: WoLFRaM performance and energy overheads for
the SPEC CPU2006 applications for σ1 = 1% and σ2 = 0.002%.
We conclude that performance and energy overheads of
WoLFRaM are very low, and for many benchmarks the over-
heads are negligible, which makes WoLFRaM a low-cost mech-
anism to expand the lifetime of resistive memories.
5.4. PRADWearout
During WoLFRaM operation, local PRAD is reprogrammed
once every 1/σ1 writes on average (see Section 3.1.3). Hence,
local PRADs wear out at a rate 1/σ1 times slower than the
memory array (e.g., for σ1 = 1%, 100x slower). The global
PRAD is reprogrammed every 1/σ2 (512 × 100) writes on av-
erage, which makes its wear out negligible compared to the
wear out of the resistive memory cells.
6. Related Work
To our knowledge, WoLFRaM is the rst work that seamlessly
integrates wear-leveling and fault tolerance techniques in the
same mechanism. We have already discussed and evaluated
Security Refresh [88] in Sections 4 and 5. We now briey dis-
cuss other resistive memory techniques for enhancing lifetime,
wear-leveling and fault tolerance.
6.1. Wear-Leveling Techniques
Wear-Leveling Techniques for PCM. There are many prior
works that propose wear-leveling techniques to enhance PCM
lifetime [2,21–23,25,29,34,41,61,62,77,82,83,88,95,116,117,120–
122]. These works propose dierent techniques to optimize
wear-leveling via swapping and remapping data. Several prior
works propose wear-leveling mechanisms that are aware of
process variation across the memory chip [29,120,122]. Several
techniques use OS support to improve PCM wear-leveling [2,
21–23, 34, 61, 62, 77].
Unlike WoLFRaM, none of these works implement or dis-
cuss how to integrate a fault tolerance mechanism that works
with the proposed wear-leveling techniques. Also, some of
these techniques require storing and maintaining large remap-
ping tables [95, 121] , which can incur signicant storage and
latency overhead.
Wear-Leveling Techniques for Hybrid DRAM/PCM
Memory. DRAM/PCM hybrid memories aim to provide the
best of both worlds: the low access latency of DRAM, and
the large storage capacity of PCM. Existing wear-leveling
techniques 1) minimize the number of writes by reducing the
number of dirty evictions to PCM and re-compute results in-
stead of saving data in PCM [31], 2) use techniques to allocate
heavily-written data in DRAM only [60, 114], or 3) migrate
heavily-written pages from PCM to DRAM [119]. WoLFRaM
can be combined with these techniques to further improve
wear-leveling eectiveness.
6.2. Fault Tolerance and Error Correction
There are many fault tolerance and error correction techniques
that can be applied to resistive memories [3–5, 7–17, 26, 35, 42,
47, 48, 57–59, 64–67, 69, 76, 78–81, 87, 89, 102–104, 107, 108, 111–
113]. Among these works, there are several that focus speci-
cally on resistive memories [5,26,35,69,81,87,89,102,103,113]
that can be classied into four categories. First, techniques
that replace faulty cells with redundant cells [81, 87, 102].
Second, techniques that use data partitioning and inver-
sion [26, 69, 89, 118]. SAFER [89], Aegis [26], RDIS [69], and
Zhang et al. [118] exploit the observation that a stuck-at-value
memory cell remains readable, and employ data partitioning
and inversion of faulty partitions to tolerate cell failures. Third,
techniques that use faulty page and block pairing. DRM [35]
tolerates block failures within a page by pairing it with an-
other page such that failed blocks do not intersect. Zombie
memory [5] corrects errors in memory blocks by pairing them
with working blocks of decommissioned pages. Block Coop-
eration [103] repurposes faulty blocks to provide support to
working blocks within the same page to keep the page “alive”.
Fourth, techniques that use ECC. FREE-p [113] performs ne-
grained remapping of memory blocks by storing remapping
pointers in the functional cells of a worn-out block. FREE-p
protects against both hard and soft errors. Unlike WoLFRaM,
none of these mechanisms consider the integration of a wear-
leveling mechanism with a fault tolerance or error correction
mechanism, which is essential to make these mechanisms
work in real systems.
6.3. Other Lifetime Enhancement Mechanisms
Device-Level Techniques. Several works use device-level
techniques to improve resistive memory lifetime [40,96]. Jiang
et al. [40] propose using the 2-bit MLC cell as a tristate cell to
reduce the RESET current to increase PCM endurance. This
technique can be used together with WoLFRaM to further
improve memory lifetime.
Reducing Redundant Writes. Many prior works improve
PCM lifetime by reducing the number of written bits into mem-
ory [24,41,50,52,101,121]. Some works [24,41,50,121] propose
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writing to the memory array only those bits whose values had
been changed in the row buer, which reduces the number of
cells modied on each write. All these techniques can be used
together with WoLFRaM to further improve memory lifetime.
7. Conclusion
We propose WoLFRaM, the rst mechanism that combines
wear-leveling and fault tolerance seamlessly and eciently
in resistive memories. WoLFRaM wear-leveling mechanism
remaps writes on-the-y to random locations, and WoLFRaM
fault tolerance mechanism remaps a failed memory block to
an empty (unoccupied or spare) memory block.
Unlike previous works, WoLFRaM integrates both mech-
anisms eciently using a programmable resistive address
decoder (PRAD), which decouples memory addresses from
physical memory locations. WoLFRaM enables rapid leveling
of the write non-uniformity, and ne-grained remapping of
faulty memory blocks.
Our evaluations show that WoLFRaM combined with ECP1
(error correcting pointers) provides 68% longer lifetime, and
WoLFRaM combined with ECP6 provides 87% longer lifetime,
compared to the best state-of-the-art wear-leveling mecha-
nism and fault correction techniques, for similar or less area
overhead. The average performance (energy) penalty of WoL-
FRaM is 0.51% (0.47%), compared to a baseline system without
any wear-leveling or fault tolerance techniques. We conclude
that WoLFRaM is an eective and low-cost reliability solution
for resistive memories.
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